

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application. No: 10/055,691 Filed: October 29, 2001 Inventor(s): Hugo A. Andrade, Brian Keith Odom, Cary Paul Butler, Joseph E. Peck and Newton G. Petersen Title: SYSTEM AND METHOD FOR DEBUGGING A SOFTWARE PROGRAM	Examiner: Steelman, Mary J. Group/Art Unit: 2191 Atty. Dkt. No: 5150-63400  I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on the date indicated below.  Jeffrey C. Hood  Signature  888  888  888  888  888  888  888			
INFORMATION DIS Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450	SCLOSURE STATEMENT			
Sir:				
Applicant requests consideration of 🔀	the references listed on the attached Form PTO-1449			
and/or $\hfill\Box$ the additional information identified b	elow in paragraph 3. A copy of each reference C1-			
C67 listed on the Form PTO-1449 was previous	usly submitted on January 3, 2005.			
1. This Information Disclosure Statement is	submitted:			
<ul> <li>a.  within 3 months of the filing date of a national application other than a continue prosecution application under § 1.53(d);</li> <li>within 3 months of the date of entry of the national stage as set forth in § 1.491 is an International application;</li> <li>before the mailing date of a first Office Action on the merits; or before the mailing of a first Office Action after the filing of a request for</li> </ul>				

continued examination under § 1.114.

	b.	after the events of above paragraph 1a and prior to the mailing date of a final Office Action or Notice of Allowance, and thus:   the certification of
	c.	paragraph 2 below is provided, or a fee of \$180.00 is enclosed.  after the mailing date of a final Office Action or a Notice of Allowance and prior to payment of the issue fee, and thus: the certification of paragraph 2 below is provided and a fee of \$180.00 is enclosed.
2.	It is he	reby certified:
		that each item of information contained in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of the Statement, or
		that no item of information contained in the Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application or, to the knowledge of the person signing the certification after making reasonable inquiry, was known to any individual designated in § 1.56 (c) more than three months prior to the filing of the Statement.
3.		Consideration of the following additional information (including any co-pending or abandoned U.S. applications, prior uses and/or sales, etc.) is requested:
4.	For eac	h non-English language reference listed on the attached Form PTO-1449:
		reference is made to an English language translation submitted herewith, and/or
		reference is made to a foreign patent office search report (in the English language) submitted herewith, and/or
		reference is made to an English language translation of a foreign patent office search report submitted herewith, and/or
		reference is made to the concise explanation contained in the specification of the present application at page(s), and/or
		reference is made to the concise explanation set forth below:
5.		Applicant also offers the following comments for the Examiner's consideration:
5.		Also enclosed is a copy of a foreign search report citing these references.
7.		The listed documents were brought to the attention of the Applicant(s) after payment of the issue fee in the captioned case. The documents were cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this Information Disclosure Statement. Applicant(s) request this Information Disclosure Statement and attached Form PTO-1449 be placed in the file of the captioned application.

8.		Applicant(s) requests that the Information Disclosure Statement and attached Form PTO
_	_	1449 and references, which are being filed before the grant of the patent and pursuant to
		37 C.F.R. § 1.97(i), be placed in the file of the captioned application.

Applicant does not believe that any fees are required relating to this Information Disclosure Statement. If any required fees are missing, the Commissioner is authorized to charge said fees to Meyertons, Hood, Kivlin, Kowert & Goetzel PC Deposit Account No. 50-1505/5150-63400/JCH.

Respectfully submitted,

Qen

Jeffrey C. Hood Reg. No. 35,198 Attorney for Applicant(s)

MEYERTONS HOOD KIVLIN KOWERT & GOETZEL PC P. O. Box 398 Austin, Texas 78767 (512) 853-8800

Date: 8/7/2005

List of Patents and Publications For Applicant's Information Disclosure Statement  APPLICANT: Hugo A. Andrade  FILING DATE: October 29, 2001  GROUP: 2122  FOREIGN PATENT DOCUMENTS  EXAM. REF. DOCUMENT DATE COUNTRY CLASS SUB TRANSLATION. YES/NO  CLASS NUMBER  C1 W094 10527 A 5/11/94 PCT  C2 W0 94 15311 A 7/7/94 PCT  C3 DE 692 32 869 T2 Sept. 4, 2003 Germany YES  C4 DE 42 05 524 A1 Aug. 27, 1992 Germany YES  OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)  C5 XP000554820 Edwards, et al., "Software acceleration using programmable hardware devices," IEEE Proceedings: Computers and Digital Techniques, vol. 143, no. 1, January 1996, pp. 55-63.  C6 XP000380758 Lesser, et al, "High Level Synthesis and Generating FPGAs with the BEDROC System," Journal of VLSI Signal Processing, vol. 6, no. 2, August 1993, pp. 191-214.  C7 Ade, M; Lauwereins, R; Peperstraete, J.A.; Hardware-Software Codesign with GRAPE, Proceedings of the Sixth IEEE International Workshoo on Rapid System Prototyping, pp. 40-47, 6/9/95.  C8 Lauwereins, R; Engels, M; Ade, M; Peperstraette, J. Grape-II: A System-Level Prototyping Environment for DSP Applications, Computer, Vol. 28, Issue 2, pp. 35-43, 2/95.  C9 Lysaght, P; Stockwood, J; A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays, IEEE Transactions on Very Large Scale Integration Systems, Vol. 4, Issue 3, pp. 381-390, 9/96.  C10 De Coster, GRAPE-II: An Introduction [online]. Automatic Control and Computer Architectures Department. Katholicke Universited Leuven, Belgium, February 22, 1996 (Fetrieved October 6, 1999)  Retrieved from the Internet @ http://www.csat.kuleuven.as.be/acca  C11 Weban et al., A Software Development System for PGPA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computer for a 95 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1996.  C12 Petronino et al., An IPPGA-based Data Acquisition System for a 95 GHz. W-band Radar, I						<u> </u>		
FOR Applicant's Information Disclosure Statement  APPLICANT: Hugo A. Andrade  FILING DATE: October 29, 2001  GROUP: 2122  FOREIGN PATENT DOCUMENTS  EXAM. REF. DOCUMENT DATE COUNTRY CLASS SUB CLASS NUMBER  C1 WO 94 1627 A 5/11/94 PCT  C2 WO 94 15311 A 7/7/94 PCT  C3 DE 692 32 869 T2 Sept. 4, 2003 Germany YES  C4 DE 42 05 524 A1 Aug. 27, 1992 Germany YES  OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)  C5 XP000554820 Edwards, et al., "Software acceleration using programmable hardware devices," IEEE Proceedings: Computers and Digital Techniques, vol. 143, no. 1, January 1996, pp. 55-63.  C6 XP000380758 Lesser, et al., "High Level Synthesis and Generating PFGAs with the BEDROC System," Journal of VLSI Signal Processing, vol. 6, no. 2, August 1993, pp. 191-214.  C7 Ade, M; Lauwereins, R; Peperstraete, J.A.; Hardware-Software Codesign with GRAPE, Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping, pp. 40-47, 6/9/39.  C8 Lauwereins, R; Engels, M; Ade, M; Peperstraete, J; Grape-II: A System-Level Prototyping Environment for DSP Applications, Computer, Vol. 28, Issue 2, pp. 35-43, 2/95.  C9 Lysaght, P; Stockwood, J; A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays, IEEE Transactions on Very Large Seale Integration Systems, Vol. 4, Issue 3, pp. 381-390, 9/96.  C10 De Coster, GRAPE-II: An Introduction [online]. Automatic Control and Computer Architectures Department. Katholieke Universiteit Leuven, Belgium, February 22, 1996 [retrieved October 6, 1999] Retrieved from the Internet @ http://www.esat.kulcuven.ac.be/accs  C11 Weban et al., An FOA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, April 1996.  C12 Petronino et al., An FFQA-based Data Acquisition Systems for a 95 CHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1997.  C13 Boulay et al., A High Throughput Controller for a 256-Channel Cardiae Potent	Form PTO-1449 (modified)		ATTY. DO	OCKET NO: 5150-63400	SEF	SERIAL NO: 10/055,691		
APPLICANT: Hugo A. Andrade  FILING DATE: October 29, 2001 GROUP: 2122  FOREIGN PATENT DOCUMENTS  EXAM. REF. DOCUMENT DATE COUNTRY CLASS SUB CLASS TOURISMS OF TOURISMS OF THE COUNTRY CLASS SUB CLASS SUB CLASS TOURISMS OF THE COUNTRY SUBJECT OF	List of Patents and Publications							
APPLICANT: Hugo A. Andrade FILING DATE: October 29, 2001 GROUP: 2122  FOREIGN PATENT DOCUMENTS  EXAM. REF. DOCUMENT DATE COUNTRY CLASS SUB TRANSLATION. VIEW DESTANCE CLASS NUMBER C1 WO 94 10627 A 5/11/94 PCT C2 WO 94 15311 A 7/7/94 PCT C3 DE 692 32 869 T2 Sept. 4, 2003 Germany YES C4 DE 42 05 524 A1 Aug. 27, 1992 Germany YES  OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)  C5 NP000554820 Edwards, et al., "Software acceleration using programmable hardware devices," IEEE Proceedings: Computers and Digital Techniques, vol. 143, no. 1, January 1996, pp. 55-63. C6 XP000380758 Lesser, et al, "High Level Synthesis and Generating FPGAs with the BEDROC System," Journal of VLSI Signal Processing, vol. 6, no. 2, August 1993, pp. 191-214. C7 Ade, M; Lauwereins, R; Peperstracte, J. A.; Hardware-Software Codesign with GRAPE, Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping, pp. 40-47, 6/9/95. C8 Lauwereins, R; Engels, M; Ade, M; Peperstratete, J; Grape-II: A System-Level Prototyping Environment for DSP Applications, Computer, Vol. 28, Issue 2, pp. 35-43, 2/95. C9 Lysaght, P; Stockwood, J; A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays, IEEE Transactions on Very Large Scale Integration Systems, Vol. 4, Issue 3, pp. 381-390, 9/96. C10 De Coster, GRAPE-II: An Introduction [online]. Automatic Control and Computer Architectures Department. Katholicke Universiteit Leuven, Belgium, February 22, 19/96 [retrieved October 6, 1999] Retrieved from the Internet @ http://www.esat.kuleuven.ac.be/acca C11 Weban et al., A PGA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, April 1996. C12 Petronino et al., An FPGA-based Data Acquisition System for a 95 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1997. C13 Boulay et al., A High Throughput Controller for a 256-Channel Cardiac Potential Overlapping System, Canadian Con	For A	Appli	cant's Information					
APPLICANT: Hugo A. Andrade  FILING DATE: October 29, 2001 GROUP: 2122  FOREIGN PATENT DOCUMENTS  EXAM. REF. NUMBER  DOCUMENT DATE COUNTRY CLASS SUB CLASS VYSS/NO  C1 WO 94 10627 A 5/11/94 PCT  C2 WO 94 15311 A 77/94 PCT  C3 DE 692 32 869 T2 Sept. 4, 2003 Germany YES  C4 DE 42 05 524 A1 Aug. 27, 1992 Germany YES  OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)  C5 XP000554820 Edwards, et al., "Software acceleration using programmable hardware devices," IEEE Proceedings: Computers and Digital Techniques, vol. 143, no. 1, January 1996, pp. 55-63.  C6 XP000380758 Lesser, et al, "High Level Synthesis and Generating FPGAs with the BEDROC System," Journal of VLSI Signal Processing, vol. 6, no. 2, August 1993, pp. 191-214.  C7 Ade, M; Lauwereins, R; Peperstraete, J. A.; Hardware-Software Codesign with GRAPE, Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping, pp. 40-47, 6/9/95.  C8 Lauwereins, R; Engels, M; Ade, M; Peperstraete, J. Grape-Eli: A System-Level Prototyping Environment for DSP Applications, Computer, Vol. 28, Issue 2, pp. 35-43, 2/95.  C9 Lysaght, P; Stockwood, J; A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays, IEEE Transactions on Very Large Scale Integration Systems, Vol. 4, Issue 3, pp. 381-390, 9/96.  C10 De Coster, GRAPE-II: An Introduction [online]. Automatic Control and Computer Architectures Department. Katholicke Universiteit Leuven, Belgium, February 22, 1996 [retrieved October 6, 1999] Retrieved from the Internet @ http://www.esat.kuleuven.ac.be/acca  C11 Weban et al., A Software Development System for FPGA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, April 1996.  C12 Petronino et al., An FPGA-based Data Acquisition Systems for a 95 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1997.  C13 Boulay et al., A High Throughput Controller for a 256-Channel Cardiac Potential Overl	Γ	isclo	sure Statement					
FILING DATE: October 29, 2001 GROUP: 2122  FOREIGN PATENT DOCUMENTS  FOREIGN PATENT DOCUMENTS  FOREIGN PATENT DOCUMENTS  CLASS SUB CLASS SUB CLASS SUB CLASS NUMBER  C1 WO 94 10627 A 5/11/94 PCT  C2 WO 94 15311 A 7/7/94 PCT  C3 DE 692 32 869 T2 Sept. 4, 2003 Germany YES  C4 DE 42 05 524 A1 Aug. 27, 1992 Germany YES  OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)  C5 XP000554820 Edwards, et al., "Software acceleration using programmable hardware devices," IEEE Proceedings: Computers and Digital Techniques, vol. 143, no. 1, January 1996, pp. 55-63.  C6 XP000380758 Lesser, et al., "High Level Synthesis and Generating FPGAs with the BEDROC System," Journal of VLSI Signal Processing, vol. 6, no. 2, August 1993, pp. 191-214.  C7 Ade, M; Lauwereins, R; Peperstraete, J.A.; Hardware-Software Codesign with GRAPE, Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping, pp. 40-47, 6/9/95.  C8 Lauwereins, R; Engels, M; Ade, M; Peperstraette, J; Grape-II: A System-Level Prototyping Environment for DSP Applications, Computer, Vol. 28, Issue 2, pp. 35-43, 2/95.  C9 Lysaght, P; Stockwood, J; A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays, IEEE Transactions on Very Large Scale Integration Systems, Vol. 4, Issue 3, pp. 381-390, 9/96.  C10 De Coster, GRAPF-II: An Introduction [online]. Automatic Control and Computer Architectures Department. Katholicke Universiteit Leuven, Belgium, February 22, 1996 [retrieved October 6, 1999] Retrieved from the Intermet @ http://www.esat.kuleuven.ac.be/acca  C11 Weban et al., A Software Development System for FPGA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, April 1996.  C12 Petronino et al., An Figh Throughput Controller for a 25 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1997.  C13 Boulay et al., A High Throughput Controller for a 25-6-Channel Cardiae Potential Overlappin	Use	sovera	l sheets if necessary)					
FILING DATE: October 29, 2001 GROUP: 2122  FOREIGN PATENT DOCUMENTS  FOREIGN PATENT DOCUMENTS  FOREIGN PATENT DOCUMENTS  CLASS SUB CLASS SUB CLASS SUB CLASS NUMBER  C1 WO 94 10627 A 5/11/94 PCT  C2 WO 94 15311 A 7/7/94 PCT  C3 DE 692 32 869 T2 Sept. 4, 2003 Germany YES  C4 DE 42 05 524 A1 Aug. 27, 1992 Germany YES  OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)  C5 XP000554820 Edwards, et al., "Software acceleration using programmable hardware devices," IEEE Proceedings: Computers and Digital Techniques, vol. 143, no. 1, January 1996, pp. 55-63.  C6 XP000380758 Lesser, et al., "High Level Synthesis and Generating FPGAs with the BEDROC System," Journal of VLSI Signal Processing, vol. 6, no. 2, August 1993, pp. 191-214.  C7 Ade, M; Lauwereins, R; Peperstraete, J.A.; Hardware-Software Codesign with GRAPE, Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping, pp. 40-47, 6/9/95.  C8 Lauwereins, R; Engels, M; Ade, M; Peperstraette, J; Grape-II: A System-Level Prototyping Environment for DSP Applications, Computer, Vol. 28, Issue 2, pp. 35-43, 2/95.  C9 Lysaght, P; Stockwood, J; A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays, IEEE Transactions on Very Large Scale Integration Systems, Vol. 4, Issue 3, pp. 381-390, 9/96.  C10 De Coster, GRAPF-II: An Introduction [online]. Automatic Control and Computer Architectures Department. Katholicke Universiteit Leuven, Belgium, February 22, 1996 [retrieved October 6, 1999] Retrieved from the Intermet @ http://www.esat.kuleuven.ac.be/acca  C11 Weban et al., A Software Development System for FPGA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, April 1996.  C12 Petronino et al., An Figh Throughput Controller for a 25 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1997.  C13 Boulay et al., A High Throughput Controller for a 25-6-Channel Cardiae Potential Overlappin		. 4.	.)		APPLICANT: Hugo	A. Andı	rade	
EXAM. REF. NUMBER  C1 WO 94 10627 A 5/11/94 PCT  C2 WO 94 15311 A 7/7/94 PCT  C3 DE 692 32 869 T2 Sept. 4, 2003 Germany YES  C4 DE 42 05 524 A1 Aug. 27, 1992 Germany YES  C5 XP000554820 Edwards, et al., "Software acceleration using programmable hardware devices," IEEE Proceedings: Computers and Digital Techniques, vol. 143, no. 1, January 1996, pp. 55-63.  C6 XP000350758 Lesser, et al., "High Level Synthesis and Generating FPGAs with the BEDROC System," Journal of VLSI Signal Processing, vol. 6, no. 2, August 1993, pp. 191-214.  C7 Ade, M; Lauwereins, R; Peperstraete, J.A.; Hardware-Software Codesign with GRAPE, Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping, pp. 40-47, 6/9/95.  C8 Lauwereins, R; Engels, M; Ade, M; Peperstraette, J; Grape-II: A System-Level Prototyping Environment for DSP Applications, Computer, Vol. 28, Issue 2, pp. 35-43, 2/95.  C9 Lysaght, P; Stockwood, J; A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays, IEEE Transactions on Very Large Scale Integration Systems, Vol. 4, Issue 3, pp. 381-390, 9/96.  C10 De Coster, GRAPE-II: An Introduction [online]. Automatic Control and Computer Architectures Department. Katholieke Universiteit Leuven, Belgium, February 22, 1996 [retrieved October 6, 1999] Retrieved from the Internet @ http://www.esat.kuleuven.ac.be/acca  C11 Weban et al., A Software Development System for FPGA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, April 1996.  C12 Petronino et al., An FPGA-based Data Acquisition System for a 95 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1997.  C13 Boulay et al., A High Throughput Controller for a 256-Channel Cardiac Potential Overlapping System, Canadian Conference on Electrical and Computer Engineering, Vol. 1, pp. 539-542, September 1995.  C14 Collamati et al. "Wirtual Instrumentation: A Survey of Standards and Their Interrelation", Pr	AUG O	8 2005	の お か	FILING				
EXAM. REF. NUMBER  C1 WO 94 10627 A 5/11/94 PCT  C2 WO 94 15311 A 7/7/94 PCT  C3 DE 692 32 869 T2 Sept. 4, 2003 Germany YES  C4 DE 42 05 524 A1 Aug. 27, 1992 Germany YES  C5 XP000554820 Edwards, et al., "Software acceleration using programmable hardware devices," IEEE Proceedings: Computers and Digital Techniques, vol. 143, no. 1, January 1996, pp. 55-63.  C6 XP000350758 Lesser, et al., "High Level Synthesis and Generating FPGAs with the BEDROC System," Journal of VLSI Signal Processing, vol. 6, no. 2, August 1993, pp. 191-214.  C7 Ade, M; Lauwereins, R; Peperstraete, J.A.; Hardware-Software Codesign with GRAPE, Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping, pp. 40-47, 6/9/95.  C8 Lauwereins, R; Engels, M; Ade, M; Peperstraette, J; Grape-II: A System-Level Prototyping Environment for DSP Applications, Computer, Vol. 28, Issue 2, pp. 35-43, 2/95.  C9 Lysaght, P; Stockwood, J; A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays, IEEE Transactions on Very Large Scale Integration Systems, Vol. 4, Issue 3, pp. 381-390, 9/96.  C10 De Coster, GRAPE-II: An Introduction [online]. Automatic Control and Computer Architectures Department. Katholieke Universiteit Leuven, Belgium, February 22, 1996 [retrieved October 6, 1999] Retrieved from the Internet @ http://www.esat.kuleuven.ac.be/acca  C11 Weban et al., A Software Development System for FPGA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, April 1996.  C12 Petronino et al., An FPGA-based Data Acquisition System for a 95 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1997.  C13 Boulay et al., A High Throughput Controller for a 256-Channel Cardiac Potential Overlapping System, Canadian Conference on Electrical and Computer Engineering, Vol. 1, pp. 539-542, September 1995.  C14 Collamati et al. "Wirtual Instrumentation: A Survey of Standards and Their Interrelation", Pr	TA TRAD	***(C) C)	FOR	EIGN PATE	ENT DOCUMENTS			
DES NUMBER  C1 W0 94 10627 A 5/11/94 PCT  C2 W0 94 15311 A 7/7/94 PCT  C3 DE 692 32 869 T2 Sept. 4, 2003 Germany YES  OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)  C5 XP000554820 Edwards, et al., "Software acceleration using programmable hardware devices," IEEE Proceedings: Computers and Digital Techniques, vol. 143, no. 1, January 1996, pp. 55-63.  C6 XP000380758 Lesser, et al., "High Level Synthesis and Generating FPGAs with the BEDROC System," Journal of VLSI Signal Processing, vol. 6, no. 2, August 1993, pp. 191-214.  C7 Ade, M; Lauwereins, R; Peperstraete, J.A.; Hardware-Software Codesign with GRAPE, Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping, pp. 40-47, 6/9/95.  C8 Lauwereins, R; Engels, M; Ade, M; Peperstraette, J; Grape-II: A System-Level Prototyping Environment for DSP Applications, Computer, Vol. 28, Issue 2, pp. 35-43, 2/95.  C9 Lysaght, P; Stockwood, J; A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays, IEEE Transactions on Very Large Scale Integration Systems, Vol. 4, Issue 3, pp. 381-390, 9/96.  C10 De Coster, GRAPE-II: An Introduction [online]. Automatic Control and Computer Architectures Department. Katholieke Universiteit Leuven, Belgium, February 22, 1996 [retrieved October 6, 1999] Retrieved from the Internet @ http://www.esat.kuleuven.ac.be/acca  C11 Weban et al., A Software Development System for FPGA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, April 1996.  C12 Petronino et al., An FPGA-based Data Acquisition System for a 95 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1997.  C13 Boulay et al., A High Throughput Controller for a 256-Channel Cardiae Potential Overlapping System, Canadian Conference on Electrical and Computer Engineering, Vol. 1, pp. 539-542, September 1995.  C14 Collamati et al., "Virtual Instrumentation: A Survey of Standards and Their Inte	EVAN	DEE	DOCKE (EVE	D 4 TT	COLDIDAY	CI ACC	CLID	TRANSI ATION
C2 WO 94 15311 A 7/7/94 PCT  C3 DE 692 32 869 T2 Sept. 4, 2003 Germany YES  C4 DE 42 05 524 A1 Aug. 27, 1992 Germany YES  C5 XP000554820 Edwards, et al., "Software acceleration using programmable hardware devices," IEEE Proceedings: Computers and Digital Techniques, vol. 143, no. 1, January 1996, pp. 55-63.  C6 XP000380758 Lesser, et al., "High Level Synthesis and Generating FPGAs with the BEDROC System," Journal of VLS1 Signal Processing, vol. 6, no. 2, August 1993, pp. 191-214.  C7 Ade, M; Lauwereins, R; Peperstraete, J.A.; Hardware-Software Codesign with GRAPE, Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping, pp. 40-47, 6/9/95.  C8 Lauwereins, R; Engels, M; Ade, M; Peperstraette, J; Grape-II: A System-Level Prototyping Environment for DSP Applications, Computer, Vol. 28, Issue 2, pp. 35-43, 2/95.  C9 Lysaght, P; Stockwood, J; A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays, IEEE Transactions on Very Large Scale Integration Systems, Vol. 4, Issue 3, pp. 381-390, 9/96.  C10 De Coster, GRAPE-II: An Introduction Jonline]. Automatic Control and Computer Architectures Department. Katholicke Universiteit Leuven, Belgium, February 22, 1996 [retrieved October 6, 1999] Retrieved from the Internet (@ http://www.esat.kuleuven.ac.be/acca  C11 Weban et al., A Software Development System for FPGA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, April 1996.  C12 Petronino et al., An FPGA-based Data Acquisition System for a 95 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1997.  C13 Boulay et al., A High Throughput Controller for a 256-Channel Cardiac Potential Overlapping System, Canadian Conference on Electrical and Computer Engineering, Vol. 1, pp. 539-542, September 1995.  C14 Collamati et al. "Induction Machine stator Fault On-line Diagnosis Based on LabVIEW Environment", Mediterranean Electrotechnical Conference,	EXAM. INITIALS	DES	NUMBER			CLASS		
C3 DE 692 32 869 T2 Sept. 4, 2003 Germany YES  C4 DE 42 05 524 A1 Aug. 27, 1992 Germany YES  OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)  C5 XP000554820 Edwards, et al., "Software acceleration using programmable hardware devices," IEEE Proceedings: Computers and Digital Techniques, vol. 143, no. 1, January 1996, pp. 55-63.  C6 XP000380758 Lesser, et al., "High Level Synthesis and Generating FPGAs with the BEDROC System," Journal of VLSI Signal Processing, vol. 6, no. 2, August 1993, pp. 191-214.  C7 Ade, M; Lauwereins, R; Peperstraete, J.A.; Hardware-Software Codesign with GRAPE, Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping, pp. 40-47, 6/9/95.  C8 Lauwereins, R; Engels, M; Ade, M; Peperstraette, J; Grape-II: A System-Level Prototyping Environment for DSP Applications, Computer, Vol. 28, Issue 2, pp. 35-43, 2/95.  C9 Lysaght, P; Stockwood, J; A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays, IEEE Transactions on Very Large Scale Integration Systems, Vol. 4, Issue 3, pp. 381-390, 9/96.  C10 De Coster, GRAPE-II: An Introduction [online]. Automatic Control and Computer Architectures Department. Katholicke Universiteit Leuven, Belgium, February 22, 1996 [retrieved October 6, 1999] Retrieved from the Internet @ http://www.esat.kuleuven.ac.be/acca  C11 Weban et al., A Software Development System for FPGA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, April 1996.  C12 Petronino et al., An FPGA-based Data Acquisition System for a 95 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 539-542, September 1995.  C13 Boulay et al., A High Throughput Controller for a 256-Channel Cardiac Potential Overlapping System, Canadian Conference on Electrical and Computer Engineering, Vol. 1, pp. 539-542, September 1995.  C14 Collamati et al. "Induction Machine stator Fault On-line Diagnosis Based on LabVIEW Environment", Medit		C1	WO 94 10627 A	5/11/94	PCT			
C4 DE 42 05 524 A1 Aug. 27, 1992 Germany YES  OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)  C5 XP000554820 Edwards, et al., "Software acceleration using programmable hardware devices," IEEE Proceedings: Computers and Digital Techniques, vol. 143, no. 1, January 1996, pp. 55-63.  C6 XP000380758 Lesser, et al, "High Level Synthesis and Generating FPGAs with the BEDROC System," Journal of VLSI Signal Processing, vol. 6, no. 2, August 1993, pp. 191-214.  C7 Ade, M; Lauwereins, R; Peperstraete, J.A.; Hardware-Software Codesign with GRAPE, Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping, pp. 40-47, 6/9/95.  C8 Lauwereins, R; Engels, M; Ade, M; Peperstraette, J; Grape-II: A System-Level Prototyping Environment for DSP Applications, Computer, Vol. 28, Issue 2, pp. 35-43, 2/95.  C9 Lysaght, P; Stockwood, J; A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays, IEEE Transactions on Very Large Scale Integration Systems, Vol. 4, Issue 3, pp. 381-390, 9/96.  C10 De Coster, GRAPE-II: An Introduction [online]. Automatic Control and Computer Architectures Department. Katholicke Universiteit Leuven, Belgium, February 22, 1996 [retrieved October 6, 1999] Retrieved from the Internet @ http://www.esat.kuleuven.ac.be/acca  C11 Weban et al., A Software Development System for FPGA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, April 1996.  C12 Petronino et al., An FPGA-based Data Acquisition System for a 95 GHz, W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1997.  C13 Boulay et al., A High Throughput Controller for a 256-Channel Cardiac Potential Overlapping System, Canadian Conference on Electrical and Computer Engineering, Vol. 1, pp. 539-542, September 1995.  C14 Collamati et al. "Induction Machine stator Fault On-line Diagnosis Based on LabVIEW Environment", Mediterranean Electrotechnical Conference, Vol. 1, pg.		C2	WO 94 15311 A	7/7/94	PCT			
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)  C5 XP000554820 Edwards, et al., "Software acceleration using programmable hardware devices," IEEE Proceedings: Computers and Digital Techniques, vol. 143, no. 1, January 1996, pp. 55-63.  C6 XP000380758 Lesser, et al, "High Level Synthesis and Generating FPGAs with the BEDROC System," Journal of VLSI Signal Processing, vol. 6, no. 2, August 1993, pp. 191-214.  C7 Ade, M; Lauwereins, R; Peperstraete, J.A.; Hardware-Software Codesign with GRAPE, Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping, pp. 40-47, 6/9/95.  C8 Lauwereins, R; Engels, M; Ade, M; Peperstraette, J; Grape-II: A System-Level Prototyping Environment for DSP Applications, Computer, Vol. 28, Issue 2, pp. 35-43, 2/95.  C9 Lysaght, P; Stockwood, J; A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays, IEEE Transactions on Very Large Scale Integration Systems, Vol. 4, Issue 3, pp. 381-390, 9/96.  C10 De Coster, GRAPE-II: An Introduction [online]. Automatic Control and Computer Architectures Department. Katholieke Universiteit Leuven, Belgium, February 22, 1996 [retrieved October 6, 1999] Retrieved from the Internet @ http://www.esat.kuleuven.ac.be/acca  C11 Weban et al., A Software Development System for FPGA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, April 1996.  C12 Petronino et al., An FPGA-based Data Acquisition System for a 95 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1997.  C13 Boulay et al., A High Throughput Controller for a 256-Channel Cardiac Potential Overlapping System, Canadian Conference on Electrical and Computer Engineering, Vol. 1, pp. 539-542, September 1995.  C14 Collamati et al. "Induction Machine stator Fault On-line Diagnosis Based on LabVIEW Environment", Mediterranean Electrotechnical Conference, Vol. 1, pg. 495-498, May 1996.  C15 Spoelder et al., "Virt		C3	DE 692 32 869 T2	Sept. 4, 2003	Germany		***	YES
C5 XP000554820 Edwards, et al., "Software acceleration using programmable hardware devices," IEEE Proceedings: Computers and Digital Techniques, vol. 143, no. 1, January 1996, pp. 55-63.  C6 XP000380758 Lesser, et al, "High Level Synthesis and Generating FPGAs with the BEDROC System," Journal of VLSI Signal Processing, vol. 6, no. 2, August 1993, pp. 191-214.  C7 Ade, M; Lauwereins, R; Peperstraette, J.A.; Hardware-Software Codesign with GRAPE, Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping, pp. 40-47, 6/9/95.  C8 Lauwereins, R; Engels, M; Ade, M; Peperstraette, J; Grape-II: A System-Level Prototyping Environment for DSP Applications, Computer, Vol. 28, Issue 2, pp. 35-43, 2/95.  C9 Lysaght, P; Stockwood, J; A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays, IEEE Transactions on Very Large Scale Integration Systems, Vol. 4, Issue 3, pp. 381-390, 9/96.  C10 De Coster, GRAPE-II: An Introduction [online]. Automatic Control and Computer Architectures Department. Katholieke Universiteit Leuven, Belgium, February 22, 1996 [retrieved October 6, 1999] Retrieved from the Internet @ http://www.esat.kuleuven.ac.ube/acca  C11 Weban et al., A Software Development System for FPGA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, April 1996.  C12 Petronino et al., An FPGA-based Data Acquisition System for a 95 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1997.  C13 Boulay et al., A High Throughput Controller for a 256-Channel Cardiac Potential Overlapping System, Canadian Conference on Electrical and Computer Engineering, Vol. 1, pp. 539-542, September 1995.  C14 Collamati et al. "Induction Machine stator Fault On-line Diagnosis Based on LabVIEW Environment", Mediterranean Electrotechnical Conference, Vol. 1, pg. 495-498, May 1996.		C4	DE 42 05 524 A1	Aug. 27, 1992	Germany			YES
C5 XP000554820 Edwards, et al., "Software acceleration using programmable hardware devices," IEEE Proceedings: Computers and Digital Techniques, vol. 143, no. 1, January 1996, pp. 55-63.  C6 XP000380758 Lesser, et al, "High Level Synthesis and Generating FPGAs with the BEDROC System," Journal of VLSI Signal Processing, vol. 6, no. 2, August 1993, pp. 191-214.  C7 Ade, M; Lauwereins, R; Peperstraette, J.A.; Hardware-Software Codesign with GRAPE, Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping, pp. 40-47, 6/9/95.  C8 Lauwereins, R; Engels, M; Ade, M; Peperstraette, J; Grape-II: A System-Level Prototyping Environment for DSP Applications, Computer, Vol. 28, Issue 2, pp. 35-43, 2/95.  C9 Lysaght, P; Stockwood, J; A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays, IEEE Transactions on Very Large Scale Integration Systems, Vol. 4, Issue 3, pp. 381-390, 9/96.  C10 De Coster, GRAPE-II: An Introduction [online]. Automatic Control and Computer Architectures Department. Katholieke Universiteit Leuven, Belgium, February 22, 1996 [retrieved October 6, 1999] Retrieved from the Internet @ http://www.esat.kuleuven.ac.ube/acca  C11 Weban et al., A Software Development System for FPGA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, April 1996.  C12 Petronino et al., An FPGA-based Data Acquisition System for a 95 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1997.  C13 Boulay et al., A High Throughput Controller for a 256-Channel Cardiac Potential Overlapping System, Canadian Conference on Electrical and Computer Engineering, Vol. 1, pp. 539-542, September 1995.  C14 Collamati et al. "Induction Machine stator Fault On-line Diagnosis Based on LabVIEW Environment", Mediterranean Electrotechnical Conference, Vol. 1, pg. 495-498, May 1996.		<u> </u>	OTHER ART O	ncluding Autho	or Title Date Pertinent P	Pages Fi	tc )	1
Proceedings: Computers and Digital Techniques, vol. 143, no. 1, January 1996, pp. 55-63.  C6 XP000380758 Lesser, et al, "High Level Synthesis and Generating FPGAs with the BEDROC System," Journal of VLSI Signal Processing, vol. 6, no. 2, August 1993, pp. 191-214.  C7 Ade, M; Lauwereins, R; Peperstraete, J.A.; Hardware-Software Codesign with GRAPE, Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping, pp. 40-47, 6/9/95.  C8 Lauwereins, R; Engels, M; Ade, M; Peperstraette, J; Grape-II: A System-Level Prototyping Environment for DSP Applications, Computer, Vol. 28, Issue 2, pp. 35-43, 2/95.  C9 Lysaght, P; Stockwood, J; A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays, IEEE Transactions on Very Large Scale Integration Systems, Vol. 4, Issue 3, pp. 381-390, 9/96.  C10 De Coster, GRAPE-II: An Introduction [online]. Automatic Control and Computer Architectures Department. Katholieke Universiteit Leuven, Belgium, February 22, 1996 [retrieved October 6, 1999] Retrieved from the Internet @ http://www.esat.kuleuven.ac.be/acca  C11 Weban et al., A Software Development System for FPGA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, April 1996.  C12 Petronino et al., An FPGA-based Data Acquisition System for a 95 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1997.  C13 Boulay et al., A High Throughput Controller for a 256-Channel Cardiac Potential Overlapping System, Canadian Conference on Electrical and Computer Engineering, Vol. 1, pp. 539-542, September 1995.  C14 Collamati et al. "Induction Machine stator Fault On-line Diagnosis Based on LabVIEW Environment", Mediterranean Electrotechnical Conference, Vol. 1, pg. 495-498, May 1996.		C5	· · · · · · · · · · · · · · · · · · ·					"IEEE
C6 XP000380758 Lesser, et al, "High Level Synthesis and Generating FPGAs with the BEDROC System," Journal of VLSI Signal Processing, vol. 6, no. 2, August 1993, pp. 191-214.  C7 Ade, M; Lauwereins, R; Peperstraete, J.A.; Hardware-Software Codesign with GRAPE, Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping, pp. 40-47, 6/9/95.  C8 Lauwereins, R; Engels, M; Ade, M; Peperstraette, J; Grape-II: A System-Level Prototyping Environment for DSP Applications, Computer, Vol. 28, Issue 2, pp. 35-43, 2/95.  C9 Lysaght, P; Stockwood, J; A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays, IEEE Transactions on Very Large Scale Integration Systems, Vol. 4, Issue 3, pp. 381-390, 9/96.  C10 De Coster, GRAPE-II: An Introduction [online]. Automatic Control and Computer Architectures Department. Katholieke Universiteit Leuven, Belgium, February 22, 1996 [retrieved October 6, 1999] Retrieved from the Internet @ http://www.esat.kuleuven.ac.be/acca  C11 Weban et al., A Software Development System for FPGA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, April 1996.  C12 Petronino et al., An FPGA-based Data Acquisition System for a 95 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1997.  C13 Boulay et al., A High Throughput Controller for a 256-Channel Cardiac Potential Overlapping System, Canadian Conference on Electrical and Computer Engineering, Vol. 1, pp. 539-542, September 1995.  C14 Collamati et al. "Induction Machine stator Fault On-line Diagnosis Based on LabVIEW Environment", Mediterranean Electrotechnical Conference, Vol. 1, pg. 495-498, May 1996.								,
C7 Ade, M; Lauwereins, R; Peperstraete, J.A.; Hardware-Software Codesign with GRAPE, Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping, pp. 40-47, 6/9/95.  C8 Lauwereins, R; Engels, M; Ade, M; Peperstraette, J; Grape-II: A System-Level Prototyping Environment for DSP Applications, Computer, Vol. 28, Issue 2, pp. 35-43, 2/95.  C9 Lysaght, P; Stockwood, J; A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays, IEEE Transactions on Very Large Scale Integration Systems, Vol. 4, Issue 3, pp. 381-390, 9/96.  C10 De Coster, GRAPE-II: An Introduction [online]. Automatic Control and Computer Architectures Department. Katholieke Universiteit Leuven, Belgium, February 22, 1996 [retrieved October 6, 1999] Retrieved from the Internet @ <a href="http://www.esat.kuleuven.ac.be/acca">http://www.esat.kuleuven.ac.be/acca</a> C11 Weban et al., A Software Development System for FPGA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, April 1996.  C12 Petronino et al., An FPGA-based Data Acquisition System for a 95 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1997.  C13 Boulay et al., A High Throughput Controller for a 256-Channel Cardiac Potential Overlapping System, Canadian Conference on Electrical and Computer Engineering, Vol. 1, pp. 539-542, September 1995.  C14 Collamati et al. "Induction Machine stator Fault On-line Diagnosis Based on LabVIEW Environment", Mediterranean Electrotechnical Conference, Vol. 1, pg. 495-498, May 1996.  C15 Spoelder et al., "Virtual Instrumentation: A Survey of Standards and Their Interrelation", Proc. IEEE Instr.								C System,"
Sixth IEEE International Workshop on Rapid System Prototyping, pp. 40-47, 6/9/95.  C8 Lauwereins, R; Engels, M; Ade, M; Peperstraette, J; Grape-II: A System-Level Prototyping Environment for DSP Applications, Computer, Vol. 28, Issue 2, pp. 35-43, 2/95.  C9 Lysaght, P; Stockwood, J; A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays, IEEE Transactions on Very Large Scale Integration Systems, Vol. 4, Issue 3, pp. 381-390, 9/96.  C10 De Coster, GRAPE-II: An Introduction [online]. Automatic Control and Computer Architectures Department. Katholieke Universiteit Leuven, Belgium, February 22, 1996 [retrieved October 6, 1999] Retrieved from the Internet @ http://www.esat.kuleuven.ac.be/acca  C11 Weban et al., A Software Development System for FPGA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, April 1996.  C12 Petronino et al., An FPGA-based Data Acquisition System for a 95 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1997.  C13 Boulay et al., A High Throughput Controller for a 256-Channel Cardiac Potential Overlapping System, Canadian Conference on Electrical and Computer Engineering, Vol. 1, pp. 539-542, September 1995.  C14 Collamati et al. "Induction Machine stator Fault On-line Diagnosis Based on LabVIEW Environment", Mediterranean Electrotechnical Conference, Vol. 1, pg. 495-498, May 1996.  C15 Spoelder et al., "Virtual Instrumentation: A Survey of Standards and Their Interrelation", Proc. IEEE Instr.							4.DE. D	1: 0.1
C8 Lauwereins, R; Engels, M; Ade, M; Peperstraette, J; Grape-II: A System-Level Prototyping Environment for DSP Applications, Computer, Vol. 28, Issue 2, pp. 35-43, 2/95.  C9 Lysaght, P; Stockwood, J; A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays, IEEE Transactions on Very Large Scale Integration Systems, Vol. 4, Issue 3, pp. 381-390, 9/96.  C10 De Coster, GRAPE-II: An Introduction [online]. Automatic Control and Computer Architectures Department. Katholieke Universiteit Leuven, Belgium, February 22, 1996 [retrieved October 6, 1999] Retrieved from the Internet @ http://www.esat.kuleuven.ac.be/acca  C11 Weban et al., A Software Development System for FPGA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, April 1996.  C12 Petronino et al., An FPGA-based Data Acquisition System for a 95 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1997.  C13 Boulay et al., A High Throughput Controller for a 256-Channel Cardiac Potential Overlapping System, Canadian Conference on Electrical and Computer Engineering, Vol. 1, pp. 539-542, September 1995.  C14 Collamati et al. "Induction Machine stator Fault On-line Diagnosis Based on LabVIEW Environment", Mediterranean Electrotechnical Conference, Vol. 1, pg. 495-498, May 1996.  C15 Spoelder et al., "Virtual Instrumentation: A Survey of Standards and Their Interrelation", Proc. IEEE Instr.				•				eedings of the
for DSP Applications, Computer, Vol. 28, Issue 2, pp. 35-43, 2/95.  C9 Lysaght, P; Stockwood, J; A Simulation Tool for Dynamically Reconfigurable Field Programmable Gate Arrays, IEEE Transactions on Very Large Scale Integration Systems, Vol. 4, Issue 3, pp. 381-390, 9/96.  C10 De Coster, GRAPE-II: An Introduction [online]. Automatic Control and Computer Architectures Department. Katholieke Universiteit Leuven, Belgium, February 22, 1996 [retrieved October 6, 1999]  Retrieved from the Internet @ <a href="http://www.esat.kuleuven.ac.be/acca">http://www.esat.kuleuven.ac.be/acca</a> C11 Weban et al., A Software Development System for FPGA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, April 1996.  C12 Petronino et al., An FPGA-based Data Acquisition System for a 95 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1997.  C13 Boulay et al., A High Throughput Controller for a 256-Channel Cardiac Potential Overlapping System, Canadian Conference on Electrical and Computer Engineering, Vol. 1, pp. 539-542, September 1995.  C14 Collamati et al. "Induction Machine stator Fault On-line Diagnosis Based on LabVIEW Environment", Mediterranean Electrotechnical Conference, Vol. 1, pg. 495-498, May 1996.  C15 Spoelder et al., "Virtual Instrumentation: A Survey of Standards and Their Interrelation", Proc. IEEE Instr.								Environment
Arrays, IEEE Transactions on Very Large Scale Integration Systems, Vol. 4, Issue 3, pp. 381-390, 9/96.  C10 De Coster, GRAPE-II: An Introduction [online]. Automatic Control and Computer Architectures Department. Katholieke Universiteit Leuven, Belgium, February 22, 1996 [retrieved October 6, 1999] Retrieved from the Internet @ http://www.esat.kuleuven.ac.be/acca  C11 Weban et al., A Software Development System for FPGA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, April 1996.  C12 Petronino et al., An FPGA-based Data Acquisition System for a 95 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1997.  C13 Boulay et al., A High Throughput Controller for a 256-Channel Cardiac Potential Overlapping System, Canadian Conference on Electrical and Computer Engineering, Vol. 1, pp. 539-542, September 1995.  C14 Collamati et al. "Induction Machine stator Fault On-line Diagnosis Based on LabVIEW Environment", Mediterranean Electrotechnical Conference, Vol. 1, pg. 495-498, May 1996.  C15 Spoelder et al., "Virtual Instrumentation: A Survey of Standards and Their Interrelation", Proc. IEEE Instr.			for DSP Applications, Com	puter, Vol. 28, Is	ssue 2, pp. 35-43, 2/95.			
C10 De Coster, GRAPE-II: An Introduction [online]. Automatic Control and Computer Architectures Department. Katholieke Universiteit Leuven, Belgium, February 22, 1996 [retrieved October 6, 1999] Retrieved from the Internet @ http://www.esat.kuleuven.ac.be/acca  C11 Weban et al., A Software Development System for FPGA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, April 1996.  C12 Petronino et al., An FPGA-based Data Acquisition System for a 95 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1997.  C13 Boulay et al., A High Throughput Controller for a 256-Channel Cardiac Potential Overlapping System, Canadian Conference on Electrical and Computer Engineering, Vol. 1, pp. 539-542, September 1995.  C14 Collamati et al. "Induction Machine stator Fault On-line Diagnosis Based on LabVIEW Environment", Mediterranean Electrotechnical Conference, Vol. 1, pg. 495-498, May 1996.  C15 Spoelder et al., "Virtual Instrumentation: A Survey of Standards and Their Interrelation", Proc. IEEE Instr.								
Retrieved from the Internet @ http://www.esat.kuleuven.ac.be/acca  C11 Weban et al., A Software Development System for FPGA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, April 1996.  C12 Petronino et al., An FPGA-based Data Acquisition System for a 95 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1997.  C13 Boulay et al., A High Throughput Controller for a 256-Channel Cardiac Potential Overlapping System, Canadian Conference on Electrical and Computer Engineering, Vol. 1, pp. 539-542, September 1995.  C14 Collamati et al. "Induction Machine stator Fault On-line Diagnosis Based on LabVIEW Environment", Mediterranean Electrotechnical Conference, Vol. 1, pg. 495-498, May 1996.  C15 Spoelder et al., "Virtual Instrumentation: A Survey of Standards and Their Interrelation", Proc. IEEE Instr.								
<ul> <li>C11 Weban et al., A Software Development System for FPGA-based Data Acquisition Systems, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, April 1996.</li> <li>C12 Petronino et al., An FPGA-based Data Acquisition System for a 95 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1997.</li> <li>C13 Boulay et al., A High Throughput Controller for a 256-Channel Cardiac Potential Overlapping System, Canadian Conference on Electrical and Computer Engineering, Vol. 1, pp. 539-542, September 1995.</li> <li>C14 Collamati et al. "Induction Machine stator Fault On-line Diagnosis Based on LabVIEW Environment", Mediterranean Electrotechnical Conference, Vol. 1, pg. 495-498, May 1996.</li> <li>C15 Spoelder et al., "Virtual Instrumentation: A Survey of Standards and Their Interrelation", Proc. IEEE Instr.</li> </ul>						6 [retriev	ed October	6, 1999]
the IEEE Symposium on FPGAs for Custom Computing Machines, pp. 28-37, April 1996.  C12 Petronino et al., An FPGA-based Data Acquisition System for a 95 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1997.  C13 Boulay et al., A High Throughput Controller for a 256-Channel Cardiac Potential Overlapping System, Canadian Conference on Electrical and Computer Engineering, Vol. 1, pp. 539-542, September 1995.  C14 Collamati et al. "Induction Machine stator Fault On-line Diagnosis Based on LabVIEW Environment", Mediterranean Electrotechnical Conference, Vol. 1, pg. 495-498, May 1996.  C15 Spoelder et al., "Virtual Instrumentation: A Survey of Standards and Their Interrelation", Proc. IEEE Instr.							1:6	
C12 Petronino et al., An FPGA-based Data Acquisition System for a 95 GHz. W-band Radar, IEEE International Conference on Acoustics, Speech and Signal Processing, Vol. 5, pp. 4105-4108, April 1997.  C13 Boulay et al., A High Throughput Controller for a 256-Channel Cardiac Potential Overlapping System, Canadian Conference on Electrical and Computer Engineering, Vol. 1, pp. 539-542, September 1995.  C14 Collamati et al. "Induction Machine stator Fault On-line Diagnosis Based on LabVIEW Environment", Mediterranean Electrotechnical Conference, Vol. 1, pg. 495-498, May 1996.  C15 Spoelder et al., "Virtual Instrumentation: A Survey of Standards and Their Interrelation", Proc. IEEE Instr.							roceedings of	
C13 Boulay et al., A High Throughput Controller for a 256-Channel Cardiac Potential Overlapping System, Canadian Conference on Electrical and Computer Engineering, Vol. 1, pp. 539-542, September 1995.  C14 Collamati et al. "Induction Machine stator Fault On-line Diagnosis Based on LabVIEW Environment", Mediterranean Electrotechnical Conference, Vol. 1, pg. 495-498, May 1996.  C15 Spoelder et al., "Virtual Instrumentation: A Survey of Standards and Their Interrelation", Proc. IEEE Instr.							E International	
Canadian Conference on Electrical and Computer Engineering, Vol. 1, pp. 539-542, September 1995.  C14 Collamati et al. "Induction Machine stator Fault On-line Diagnosis Based on LabVIEW Environment", Mediterranean Electrotechnical Conference, Vol. 1, pg. 495-498, May 1996.  C15 Spoelder et al., "Virtual Instrumentation: A Survey of Standards and Their Interrelation", Proc. IEEE Instr.								
C14 Collamati et al. "Induction Machine stator Fault On-line Diagnosis Based on LabVIEW Environment", Mediterranean Electrotechnical Conference, Vol. 1, pg. 495-498, May 1996.  C15 Spoelder et al., "Virtual Instrumentation: A Survey of Standards and Their Interrelation", Proc. IEEE Instr.								
Mediterranean Electrotechnical Conference, Vol. 1, pg. 495-498, May 1996.  C15 Spoelder et al., "Virtual Instrumentation: A Survey of Standards and Their Interrelation", Proc. IEEE Instr.								
C15 Spoelder et al., "Virtual Instrumentation: A Survey of Standards and Their Interrelation", Proc. IEEE Instr.						ronment,		
							lation" Pro	oc. IEEE Instr.
and Measurement Tech. Conf., Vol. 1, pp. 676-681, May 1997.								

Form PTO-1449 (modified)	ATTY. DOCKET NO: 5150-63400	SERIAL NO: 10/055,691			
List of Patents and Publications		Į.			
For Applicant's Information	H. I				
Disclosure Statement					
(Use Several sheets if necessary)					
(Use see la sheets if necessary)					
( Aug 0 8 2005 5)	APPLICANT: Hugo A. Andrade				
1.4	FILING DATE: October 29, 2001 GROUP:				
Proc. Of the 30th Southeast	FILING DATE: October 29, 2001  V program Design for On-Line Data Acquisitionern Symp. On System Theory, pp. 520-524, Ma	n and Predictive Maintenance", rch 1998.			
CI /   wanidanabanu et ai., Virtu	al Instrumentation with Graphical Programmin arges", Proc. Electrical Insulation Conf. 1997, p	g for Elmanced Detection and			
C18 Choosing Block-Diagram T					
	s/info dspmt95blockdiagram.htm, May 9, 2003				
C19 Real-Time Workshop for Us	se with Simulink, User's Guide, May 1994, 229	pages.			
C20 Guide to Rapid Prototyping	with Simulink, Real-Time Workshop and dSPA	ACE, 1995, 16 pages.			
C21 Real-Time Interface to Simi	ılink, RTI 30, User's Guide, 1995, 125 pages.				
C22 Kevin J Gorman and Kouros 1995, 4 pages.	Kevin J Gorman and Kourosh J. Rahnamai, "Real-Time Data Acquisition and Controls Using MatLAB",				
	3 SPW – MatLAB Co-Simulation Interface Product Data Sheet, 1996, 2 pages.				
C24 Signal Processing WorkSys	C24 Signal Processing WorkSystem, MatLAB Interface User's Guide, Oct. 1995, 72 pages.				
C25 Alta Group of Cadence Desi	C25 Alta Group of Cadence Design Systems, Inc., 1995, 34 pages.				
C26 Code Generation System Pro	oduct Data Sheet, 1994, 8 pages.				
C27 SPW/CGS Porting Kits Proc	luct Data Sheet, 11/94, 2 pages.				
C28 MultiProx for SPW Product	Data Sheet, 08/94, 4 pages.				
C29 DSP ProCoder for SPW Pro	C29 DSP ProCoder for SPW Product Data Sheet, 11/94, 4 pages.				
C30 Xanalog Corporation Sales I	Manual, January 1987, 8 pages.				
C31 Available XA-1000 Literatu	re and Its Use, 1986, 2 pages.				
C32 Xanalog, XA-1000 Program	ming ICONS, 1986	**************************************			
C33 Xanalog's CAE System: Th	Xanalog's CAE System: The Fastest AT Alive, Mass High Tech, Vol. 4, No. 22, 08/1988, 1 page.				
July 1986, 3 pages.	34 Xanalog The Computer Aided Engineering Workstation Comes to Simulation, Simulation Vol. 47, No. 1, July 1986, 3 pages.				
C35 Xanalog RT Real Time Analog and Digital I/O, 10/90, 4 pages.					
C36 Xanalog/SC+, 9/90, 4 pages.					
C37 Xanalog Specializing in Workstations for Continuous Dynamic Simulation, 1987, 24 pages.					
C38 Xanalog Real-Time User Gu	nide, 1994, 28 pages.				

Form PTO-1449 (modified)		ATTY. DOCKET NO: 5150-63400	OO SERIAL NO: 10/055,691		
List of Patents and Publications					
For Appl	icant's Information				
	osure Statement				
	al sheets if necessary)				
0,436					
AUG 0 8 2005 5		APPLICANT: Hugo A. Andrade			
Add of Last		FILING DATE: October 29, 2001 GROUP: 2			
TRADE CAO	Lee et al., "Gabriel: A Desi	gn Environment for Programmable DSPs", 11/7/1988, 13 pages.			
C40	Lee et al "A Design Tool f	or Hardware and Software for Multiprocessor I	OSP Systems" May 1989 4		
	pages.	of Hardware and Bottware for Manaprocessor I	SSI Systems , May 1969, 1		
C41	Gabriel 0.7 Overview, 1990	, 5 pages.			
C42	Joseph T. Ruck and Edward	A. Lee, "Scheduling Dynamic Dataflow Graph	as with Bounded Memory Using		
		p://www.synopsys.com/, 1995, 4 pages.			
C43		ethodology for DSP", 1992, 4 pages.			
CAA	Pino et al "Interface Synthe	sis in Heterogeneous System-Level DSP Desig	n Tools 05/1006 / nages		
	•				
C45		port, "Software Synthesis for Single-Processor	DSP Systems Using Ptolemy",		
CA6	May 1993, 48 pages.	ward A. Lee, "A Hardware-Software Codesign	Mathadalami for DSP		
	Applications", 1993, 12 pag	•	iviculouology for DSI		
C47		e Generation for Heterogeneous Multiprocessor	rs", 1994, 4 pages.		
C48	Tool Chest continues to Gro	w, Electronic Engineering Times, 12/15/1995,	2 pages.		
C49	Pino et al., "Mapping Multip	ole Independent Syunchronous dataflow Graphs	s onto Heterogeneous		
	Multiprocessors, 10/1994, 6				
C50		ward A. Lee, "Hardware/Software Co-Design U	Ising Ptolemy – A Case Study,		
C51	09/1992, 18 pages. Pino et al "Software Synthe	sis for DSP Using Ptolemy", 1995, 15 pages.			
C52	Vol. 1 – Ptolemy 0.7 User's	Manual, 1997, 532 pages.			
C53	i-Logix Product Overview,	1996, 52 pages.			
C54	C54 Press Release, i-Logix Statemate MAGNUM Supports PCs", 01/31/1997, 2 pages.				
]] }	C55 Press Release, "i-Logix Signs Reseller Agreement for Virtual Prototypes, Inc.'s VAPS Product Line,				
	02/11/1997, 2 pages.				
	C56 Press Release, "i-Logix Introduces Rhapsody, Object-Oriented analysis, Design and Implementation Tool"				
	02/10/1997, 2 pages.  C57 Statemate/C Product Overview, 1995, 4 pages.				
	C58 Press Release, "i-Logix and Integrated Systems Link Statemate MAGNUM and MATRIX AutoCode" 01/03/1997, 2 pages				
	, 0	Wind River unveil Industry's First Rapid Proto	typing Solution for Testing		
		West in San Jose, 09/17/1996, 3 pages.	007.1		
C60	Press Kelease, "i-Logix Inc.	Endorses Unified Modeling Language, 01/16/1	997, I page.		

Form PTO-1449 (modified)	ATTY. DOCKET NO: 5150-63400	SERIAL NO: 10/055,691			
List of Patents and Publications					
For Applicant's Information					
Disclosure Statement					
(Useseveral sheets if necessary)					
AUG 0 8 2005 5	APPLICANT: Hugo A. Andrade				
	FILING DATE: October 29, 2001	GROUP: 2122			
	ools Target FPGAs," www.reed-				
electronics.com/edifinag/a	rchives/1996/062096/13df2.htm, June 20, 1				
	n, D.J., "Generating Code from Hierarchical				
1997.	national Symposium on Requirements Engi				
C63 Integrated Systems, Inc., "Copyright 1995.	Integrated Systems, Inc., "MATRIXx Product Family Technical Specifications," Product Manual, Copyright 1995.				
C64 Pauer, E.K., "Multiproces	sor System Development for High Performa	nce Signal Processing			
Applications," Proceeding Copyright 1997.	Applications," Proceedings of the 1997 IEEE Int. Workshop on Rapid System Prototyping (RSP),"				
	5 Drusinsky, D., "Extended State Diagrams and Reactive Systems," Dr. Dobb's Journal, October				
C66 Ade, M., Lauwereins, R.,	and Peperstraete, J.A., "Hardware-Software	Codesign with GRAPE,"			
	Rapid System Prototyping, Proceedings of the Sixth IEEE International Workshop on Rapid System Prototyping (RSP'95), 1995.				
	C67 Chen, X., Ling, X., Amano, H., "Software Environment for WASMII: a Data Driven Machine with				
· ·	a Virtual Hardware," Proceedings of 4th Workshop on Field-Programmable Logic and Applications (FPL '94), pages 208-219, Springer Verlag, September 1994.				
EXAMINER: DATE CONSIDERED:					
EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the patent owner.					

Information Disclosure Statement--PTO 1449 (modified)